This is a 10 way electronic latching switch using just two switches. Each output can be latched on and off independently.
10 Way Electronic Switch Circuit Diagram
Notes
The schematic is shown above, and two switches S1 and S2 are used to control the outputs. The main work is done by U2 a CMOS4017 decade counter divider IC. At switch on, C1 is quickly charged by R4 and a brief reset pulse is applied to to the reset pins of both U1 and U2. This results in U1, a 7 segment display display driver and decade counter showing "zero" on the 7 segment display and pin 3 (which is the output zero) of the 4017 becoming high.
Each time S1 is pressed the clock input of U2 is incremented, by one count and the display and 4017 will cycle through all 10 outputs. A separate reset switch is not provided as the display reads the currently selected output.
When the 4017 is on a particular output, for example zero, then the controlled circuit can be turned on or off using switch S2. To latch the output a type JK flip-flop is used at each of the ten outputs. This works as follows. When the 4017 is at output zero, pin 3 will be high. This enables both JK inputs of the flip flop (U4A at output zero) and the circuit can then be toggled via pulses applied from switch S2. The 'Q' output of each flip-flop drives and NPN transistor and then a small relay. The NPN transistors can be any general purpose type, e.g. 2N2222, BC108, BC548 etc. The relay allows external loads of different voltage and current to this circuit to be controlled.
For clarity, the schematic is drawn with outputs, zero, six and nine shown only. The pinouts for the CMOS IC's 4017 and 4026 can be found in the practical section.
The CMOS 4026 is available at ESR Electronics in the UK.
If required, the external circuits power supply can be used to power the driver transistor and relay. This is shown on output 6, the dotted lines representing the power coming from an external battery. The only other requirement here is that the external circuits common negative terminal is tied to this circuits common chassis (negative) terminal.
10 Way Electronic Switch Circuit Diagram
The schematic is shown above, and two switches S1 and S2 are used to control the outputs. The main work is done by U2 a CMOS4017 decade counter divider IC. At switch on, C1 is quickly charged by R4 and a brief reset pulse is applied to to the reset pins of both U1 and U2. This results in U1, a 7 segment display display driver and decade counter showing "zero" on the 7 segment display and pin 3 (which is the output zero) of the 4017 becoming high.
Each time S1 is pressed the clock input of U2 is incremented, by one count and the display and 4017 will cycle through all 10 outputs. A separate reset switch is not provided as the display reads the currently selected output.
When the 4017 is on a particular output, for example zero, then the controlled circuit can be turned on or off using switch S2. To latch the output a type JK flip-flop is used at each of the ten outputs. This works as follows. When the 4017 is at output zero, pin 3 will be high. This enables both JK inputs of the flip flop (U4A at output zero) and the circuit can then be toggled via pulses applied from switch S2. The 'Q' output of each flip-flop drives and NPN transistor and then a small relay. The NPN transistors can be any general purpose type, e.g. 2N2222, BC108, BC548 etc. The relay allows external loads of different voltage and current to this circuit to be controlled.
For clarity, the schematic is drawn with outputs, zero, six and nine shown only. The pinouts for the CMOS IC's 4017 and 4026 can be found in the practical section.
The CMOS 4026 is available at ESR Electronics in the UK.
If required, the external circuits power supply can be used to power the driver transistor and relay. This is shown on output 6, the dotted lines representing the power coming from an external battery. The only other requirement here is that the external circuits common negative terminal is tied to this circuits common chassis (negative) terminal.
0 comments:
Post a Comment